HIGH TEMPERATURE CHARACTERIZATION OF III-V ON SI ESAKI DIODES

M. Barth, S. L Rommel, D. Pawlik, P. Thomas, K. Johnson, S. K Kurinec, Z. Cheng, J. Li, J.S. Park, J. Hydrick, N. Bai, M. Carroll, J. Fiorenza, A. Lochtefeld, and A. Seabaugh

1Department of Microelectronic Engineering, Rochester Institute of Technology, Rochester, NY USA 14623
2Amberwave Systems Corporation, Salem, NH USA 03079-4235
3University of Notre Dame, Notre Dame, IN USA 46556

In this study the temperature characteristics of GaAs/InGaAs tunnel diodes on Si substrates are reported. These devices are grown atop a virtual Ge substrate formed by a novel epitaxial growth technique known as Aspect Ratio Trapping (ART). At room temperature these devices outperform any prior reports of GaAs Esaki diodes on GaAs substrates in terms of the key figure of merit, the peak to valley current ratio (PVCR). In this abstract, we focus on device performance at temperatures of 20-200 °C. The PVCR of these devices reduces with temperature, however at temperatures above 100°C exhibit PVCRs in excess of 10.