Show simple item record

dc.contributor.authorMelton, Roy
dc.contributor.authorHuang, Tsai
dc.contributor.authorWills, Linda
dc.contributor.authorAlford, Cecil
dc.date.accessioned2008-10-21T13:52:50Z
dc.date.available2008-10-21T13:52:50Z
dc.date.issued2005-11
dc.identifier.citationHuang, T., Melton, R., Wills, L., Alford, C., "Predicting communication protocol performance on superscalar architectures using instruction dependency," Performance Evaluation, (2005).en_US
dc.identifier.urihttp://hdl.handle.net/1850/7261
dc.descriptionRIT community members may access full-text via RIT Libraries licensed databases: http://library.rit.edu/databases/
dc.description.abstractIncreasing diversity in telecommunication workloads leads to greater complexity in communication protocols. This occurs as channel bandwidth rapidly increases. These factors result in larger computational loads for network processors that are increasingly turning to high performance microprocessor designs. This paper presents an analytical method for estimating the performance of instruction level parallel (ILP) processors executing network protocol processing applications. Instruction dependency information extracted while executing an application is used to calculate upper and lower bounds for throughput, measured in instructions per cycle (IPC). Results using UDP/TCP/IP applications show that the simulated IPC values fall between the analytically derived upper and lower bounds, validating the model. The analytical method is much less expensive than cycle-accurate simulation, but reveals similar throughput performance predictions. This allows the architectural design space for network superscalar processors to be explored more rapidly and comprehensively, to reveal the maximum IPC that is possible for a given application workload and the available hardware resources.en_US
dc.language.isoen_USen_US
dc.publisherElsevier Scienceen_US
dc.subjectNetwork processingen_US
dc.subjectAnalytical performance modelingen_US
dc.subjectInstruction dependencyen_US
dc.titlePredicting communication protocol performance on superscalar architectures using instruction dependencyen_US
dc.typePostprinten_US
dc.identifier.urlhttp://dx.doi.org/10.1016/j.peva.2005.10.004


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record